A merged L N A a n d mixer with an on-chip V C O is fabricated in 0.35 k m CMOS for a 2.1 G H z W C D M A receiver. T h e front-end consumes 8 m A from 2.7V a n d gives N F of 3.2dB, conversion gain of 24.2 d B , a n d i n p u t I P 3 of -1.SdBm. 
Noise a n d linearity requirements are very d e m a n d i n g in W C D M A receivers [ l ] . T h e zero-IF architecture is of interest because Ilf noise a n d DC offset can b e filtered with little impact on the 5 M H z wide spread-spectrum signal [2] . T h i s paper revisits t h e idea of sharing bias c u r r e n t to introduce a merged L N A a n d mixer which achieves very good dynamic range with less power c o m p a r e d t o t h e conventional cascade L N A and mixers. Risks with this topology are lower gain a n d lower L O -R F isolation. However, with careful design, t h e front-end is shown to satisfy 3 G W C D M A specifications.
Low Noise Amplifier
T h e N F of a 3G receiver should be 5-6 d B , which implies that if the conversion gain o f t h e receiver front-end is about 20 d B , its own N F is 3 dB. T h e common-source ( C S ) L N A deemphasizes FET noise by the voltage gain through the i n p u t matching circuit. A t i m p e d a n c e m a t c h the noise factor (F) is given by F = 1 + y . a/( 1 + L / L ) , which points to small source degeneration (L,) for lower noise figure. T h i s is implem e n t e d in this differential L N A as a pair of 0.78nH on-chip inductors, each realized by 1.5 t u r n s o f M e t a l -4 layer with 1.4R resistance.
T h e pad capacitance (60fF) is included in t h e i n p u t matching network. M e t a l routing of gate a n d source of L N A transistors to the pads also contribute to noise. T h e higher the quality factor (Q) of the i n p u t circuit, the lower t h e thermal noise, b u t the higher the gate i n d u c e d noise. It's been found by simulations that the lowest F is a t the point t h a t the t h e r m a l noise and the gate induced noise have t h e s a m e share o f i n p u t referred noise. Simulations showed t h a t a size of 2 0 0 p m / 0 . 3 5 p m for L N A transistors would m a k e the share of thermal noise to be 21% and the share o f gate induced noise to be 22.4O/o. T h e dynamic range ( D R ) o f a CS degenerated L N A is constant a t a given c u r r e n t , and slides u p o r d o w n with Lg. A bias c u r r e n t of 4 m A in each side of L N A gives the DR needed for whole frontend.
T w o mixers driven by q u a d r a t u r e L O phases c o m m u t a t e the L N A o u t p u t c u r r e n t . A s there are no additional transistors in the L N A path, this gives best overall linearity. A resistor load g J further lowers noise. A large mixer F E T size ( 1 0 0 / 0 , 3 5 p m ) promotes faster switching, which lowers nonlinearity due to signal-dependent c u r r e n t division d u r i n g c u r r e n t transition. T h e on-chip L O drives the mixer with 1 volt peak.
According to [ 3 ] , slowly varying flicker noise at the gate of mixer F E T s appears untranslated in frequency at the mixer o u t p u t through two mechanisms: by modulating the zerocrossing of the tail c u r r e n t (direct mechanism), and by inducing c u r r e n t in the tail capacitance (indirect mechanism). Large L O amplitude lowers the direct mechanism. T h i s circuit features a new method to lower the indirect mechanism. A differential inductor between t h e two L N A o u t p u t s tunes o u t the tail capacitance. N o w only the direct mechanism remains, and the total flicker noise spectral density at the mixer o u t p u t is lowered by about 3 5 % .
Properties of Merged Quadrature Mixers
T h e merged q u a d r a t u r e mixers, coupled at the tails of the two differential pairs, behave differently than two independent mixers. I n addition to the downconverted signal, a strong comp o n e n t at the 2"d h a r m o n i c of the LO appears at each load resistor. A capacitor of 7 p F is connected across the SOOR mixer load to pass the 5 M H z -w i d e downconverted channel but suppress this c o m p o n e n t at 4.2 G H z .
Also, as quadrature phases of the LO induce the voltage ripple a t the merged sources of the mixer differential pairs, the magnitude of the ripple is lower than in a conventional mixer, b u t its d o m i n a n t c o m p o n e n t lies a t the 41h harmonic o f t h e LO. 
On-Chip VCO
A 3 m A V C O has been designed to fulfill W C D M A phase noise specifications with a fully on-chip resonator ( Fig. 3(a) ). T h e oscillator is tuned with a single 18.2nH differential spiral inductor with Q o f 7 , and a M O S F E T varactor. It has 2 0 0 M H z tuning range centered at 2 . 1 4 G H z . Its phase noise at the offset of 5 and I S M H z is -128.4 and -1 3 8 . 5 d B c l H z respectively (Fig.   3(c) ). A n R C polyphase filter with two stages tuned to 2.27 G H z and 1.73 G H z generates q u a d r a t u r e phases. A buffer, Fig.  3(b) , is inserted between the V C O and polyphase filter to prevent the resonator from being loaded by the polyphase filter o r pulled by the mixer.
Experimental Results and Discussion
T h e front-end I C was fabricated in 0.35-pm B i C M O S 6 M from S T Microelectronics using only M O S F E T s (Fig. 3) . T h e IC is m o u n t e d in a standard microwave package. A 2 p F chip capacitor is slid along a differential microstrip transmission line on the P C board, about 2 cm long, until t h e i n p u t impedance is satisfactorily matched (Fig. 4) . Fig. 5 shows t h e differential s I 1 for four different chips tested.
T h e N F is de-embedded with proper procedures [4] . 
PI
A n on-chip V C O fulfilling phase noise specifications for W C D M A R X drives the mixer through a polyphase filter to generate quadrature phases. T h i s prototype gives substantially higher dynamic range per unit power consumption than previously published similar topologies. does not d e g r a d e B E R of the 5 M H z -w i d e channel centered a t (Fig. 8) . Table 1 compares measured results with simulations. Second-order intercept point (IIP2) cannot be simulated, b u t is measured to be +47 d B m which is sufficient [l] . T h i s front e n d , when cascaded with baseband circuits with N F of at m o s t 17dB and an I I P 3 o f a t least + 6 d B m , will satisfy the W C D M A receiver specifications [1], [5] . T h e s e figures are attainable in practice; for example, baseband circuits described in [2] show N F of 12.7dB a n d I I P 3 o f t 14 d B m .
ples through t h e imperfect duplexer to t h e receiver i n p u t [I] .
Although this feedthrough lies in the T X b a n d , it potentially overloads the front end and desensitizes reception in the R X band. T h e receiver m u s t b e sufficiently linear to guard against this eventuality. [7i A. R. Shahani, "A 12-mW Wide Dynamic Range CMOS Front-End for a Portable G P S Receiver," f E E E Journal of Solid-State Circuits, vol. 32, no. 12, pp. 2061 -70, Dec. 1997 . A merged LNA-mixer topology is proposed to obtain the high dynamic range at low power consumption required in a W C D M A receiver. Flicker noise is characterized, and negligibly degrades sensitivity. Special issues of LO feedthrough that arise by merging q u a d r a t u r e mixers in this way are addressed. -15 .
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